Probabilistic Principle Component Analysis based Feature Extraction of Embedded System Applications with Deep Neural Network based Implementation in FPGA

Article Sidebar

PDF
Published: Jul 10, 2023
DOI: https://doi.org/10.17762/ijritcc.v11i6.6771
Keywords:
Data collection, Hardware-software systems, FPGA, Probabilistic Principle component analysis, Reconfigurable hardware

Main Article Content

Prashant Bachanna
Research Scholar, Department of ECE, Visvesvaraya Technological University (VTU), Regional Research Centre, Belagavi, Karnataka, India
Baswaraj Gadgay
Regional Director, Visvesvaraya Technological University (VTU) Campus, Kalaburagi-585105, Karnataka, India
Sayanti Chatterjee
Associate Professor, Department of EEE, Institute of Aeronautical Engineering, Dundigal, Hyderabad, Telangana, India

Abstract

The study of hardware and software systems is of major are very important advent in new devices for communication and progress in system of security. In fast pace mobile and embedded devices application in every day’s life leads some new emerging area for research in data mining field. In this we have some technologies which have demand and error free using the principle of component of PPCA. For Embedded system the applications of PCA is basically applied initially for the lessen the having different qualities especially being to simple of the data. PPCA which have the updated version of PCA which is surveyed by similarity measure. In this work, experiments are extensively carried out, using a FPGA based light weight cryptographic data set having benchmark set to check and illustrate the viability, competence, litheness which are reconfigurable embedded system which are having data mining . Which have FPGA are reconfigurable for the computing architectures for hardware and in neural network. FPGA using the multilayer Cascaded for neural network which are forward in nature (CFFNN) and Deep Neural Network also called as DNN with a huge neuron is still a thought-provoking task. This shortcoming leads to elect the FPGA capacity for a particular application we have used the method of implementation which has two neural network have been implemented and compared , namely, CFFNN and DNN. It can be shown that for reconfigurable embedded system, PPCA based data mining and Machine learning based realization can give more speed up less iteration and more space savings when we have compared it with the static conventional version.

Article Details

How to Cite
Bachanna, P. ., Gadgay, B. ., & Chatterjee, S. . (2023). Probabilistic Principle Component Analysis based Feature Extraction of Embedded System Applications with Deep Neural Network based Implementation in FPGA . International Journal on Recent and Innovation Trends in Computing and Communication, 11(6), 45–51. https://doi.org/10.17762/ijritcc.v11i6.6771
Issue
Vol. 11 No. 6 (2023): June (2023) Issue
Section
Articles

References

Aqeel Iqbal, M., Farooque Azam, Uzma Saeed Awan ,Performance Enhancement Techniques for Modern Reconfigurable Computing Systems, International Journal of Computer Applications (IJCA), 27(09): 33-38.

Todman, T.J., G.A. Constantinides, S.J.E. Wilton,Reconfigurable Computing: Architectures, Design Methods, and Applications. IEE Computers and Digital Techniques, 152(02): 193-207.

Steven I.E. Wilton, Implementing Logic in FPGA Memory Arrays: Heterogeneous Memory Architectures, (FCCM’ 02), pp: 142-147, Napa Valley, Calif, USA.

Plessl, C. and M. Platzner, 2005. Zippy - A coarse-grained reconfigurable array with support for hardware Virtualization, (ICASAP’ 05), pp: 213-218.

Francisco Barat, R. and Lauwereins G. Deconinck, Reconfigurable Instruction Set Processors from a Hardware/Software Perspective, IEEE Transactions, on Software Engineering, 28(9): 847-862.

Reiner Hartenstein, A Decade of Reconfigurable Computing: a Visionary Retrospective, (DATEC’ 01), pp: 642-649, Munich, Germany, 2001.

Y. Bengio et al., “Learning deep architectures for ai,” Foundations and trends® in Machine Learning, vol. 2, no. 1, pp. 1–127, 2009. 1

J. Schmidhuber, “Deep learning in neural networks: An overview,” Neural networks, vol. 61, pp. 85–117, 2015. 1

I. Goodfellow, Y. Bengio, A. Courville, and Y. Bengio, Deep learning. MIT Press Cambridge, 2016, vol. 1. 1

M. C. Herbordt, T. V. Court, Y. Gu, B. Sukhwani, A. Conti, J. Model, and D. DiSabello, "Achieving high performance with fpga-based computing, " Computer, vol. 40, pp. 50-57, 2007.

J. L. Rice, K. H. Abed, and G. R. Morris, "Design heuristics for mapping floating-point scientific computational kernels onto high performance reconfigurable computers, " Journal of Computers, vol. 4, pp. 542-553, 2009.

T. El-Ghazawi, D. Bennett, D. Poznanovic, A. Cantle, K. Underwood, R. Pennington, D. Buell, A. George, and V. Kindratenko, "Is high-performance reconfigurable computing the next supercomputing paradigm?" in Proceedings of the 2006 ACM/IEEE conference on Supercomputing, 2006.

R. e. a. Baxter, "High-performance reconfigurable computing in Proceedings of the second NASA/ESA Conference on Adaptive Hardware and Systems, 2007.

J. A. Starzyk and Z. Zhu, “Software simulation of a self-organizing learning array system”. The 6th IASTED Int. Conf. Artificial Intelligence & Soft Comp (ASC 2002).Canada.

J. A. Starzyk and T-H. Liu, “Design of selforganizing learning array,” IEEE Int. Symp. on Circuits and Systems (ISCAS), Bangkok, Thailand, May 2003.

H. Ritter and G. Heidemann, “A neural 3_D object recognition architecture using optimized Gabor filters”, Proceeding of 13th International conference on pattern recognition (1996), IEEE computer society press, IV, pp.70-74.

Basil. Mahmood and Shefa. Dawwd," High Performance Image Recognition System Based Neural Network", 1st International Conference on Telecomputing and Information Technology, ICTIT 2004, Amman-Jordan, pp. 23-28.

R. Molz, P. Engel, F. Moraes, L. Torres, M. Robert, "Codesign of fully parallel neural network for a classification problem", SCI'00 : 5th World Multi-Conference on Systemics , 01/01/2000, pp. 601-605,Cybernetics and Informatics,Pages: 133 - 150 ,Year of Publication: 2003.

R. Molz, P. Engel, " A New proposal for Implementation of Competition Neural Networks in Analog Hardware"", Vth Brazilian Symposium on Neural Networks, Belo Horizonte-MG, pp. 186-

Attila Hidvegi, "Implementation of Neural Networks in FPGAs", Available: http://www.sysf.physto.se/~attila/ANN.pdf

Rob Chapman, Steven Sutankayo, "Implementing Artificial Neural Network Design", Final Report April 7, 1998, http://citeseer.ist.psu.edu/487920.html

Li, X., Moussa, M., Areibi, S., “Arithmetic formats for implementing Artificial Neural Networks on FPGAs” Canadian Journal on Electrical and Computer Engineering (in print) (2005).

K. Korekado, T. Morie, O. Nomura, "A convolutional Neural Network VLSI for image Recognition Using Merged/Mixed Analoge-Digital Architecture", Journal Title: Knowledge-Based Intelligent Information & Engineering Systems,Date: 2003.

Rob Chapman, "Using A Neuroprocessor Model for Describing Artificial Neural Nets", Project Report for EE563, Neuroprocessor Modeling, December 16, 1997.

Shahrouzi, S. Navid, and Darshika G. Perera. "Dynamic partial reconfigurable hardware architecture for principal component analysis on mobile and embedded devices." EURASIP Journal on Embedded Systems 2017.1 (2017): 1-18.

Chatterjee, S. (2022). Fault detection for a nonlinear switched continuous time delayed system using machine learning and self-switched UKF. Journal Européen des Systèmes Automatisés, Vol. 55, No. 2, pp. 245-251. https://doi.org/10.18280/jesa.550212

D. G. Perera. "FPGA-Based Reconfigurable Hardware for Compute Intensive Data Mining Applications”, 2011 International Conference on P2P Parallel Grid Cloud and Internet Computing, 10/2011

Shahrouzi, Seyed Navid. "Optimized Embedded and Reconfigurable Hardware Architectures and Techniques for Data Mining Applications on Mobile Devices.”, University of Colorado Colorado Springs, 2018.