A Novel Architecture of ADPLL Using Cordic Algorithm for Low-Frequency Application

Main Article Content

Velamarthi Spandana, Chandra Sekhar Paidimarry


All Digital Phase Locked Loop (ADPLL) has many applications in digital communication. It is difficult for low-frequency applications to achieve the lock state quickly. Therefore, proposed a novel particle swarm based ADPLL (PS-ADPLL) with Coordinate Rotation Digital Computer (CORDIC) algorithm to attain the lock state of the ADPLL for the low-frequency applications. In the proposed architecture, the D flip-flop matches the frequency and the phase of the output and reference pulses and produces an error signals up and down signal. The up/down counter removes the higher frequency part and produces a carry and the borrow signal. These carry and borrow signals are then fed into the increment decrement counters to produce the output signal matching the frequency of the reference signal. However, the time delay is increased for low-frequency applications, which is critical for the lock state. So, the delay line length is calculated by the CORDIC algorithm and is optimized by the particle swarm activated in the phase detector to match the output pulse with the reference pulse and make ADPLL into a locked state. The presented PS-ADPLL is tested in FPGA. Furthermore, the performance parameters are evaluated and compared with other current techniques to calculate the improvement score.

Article Details

How to Cite
Velamarthi Spandana, et al. (2023). A Novel Architecture of ADPLL Using Cordic Algorithm for Low-Frequency Application. International Journal on Recent and Innovation Trends in Computing and Communication, 11(11), 128–137. https://doi.org/10.17762/ijritcc.v11i11.9114