VHDL Implementation of Fastest Braun’s Multiplier

Main Article Content

Rajesh Kumar Dwivedi, Prof.Shweta Khare


Multiplication is an essential arithmetic operation for common Digital Signal Processing (DSP) applications, such as filtering and Fast Fourier Transform (FFT). To achieve high execution speed, parallel array multipliers are widely used. To decrease computational delay and improve resource utilization carry look-ahead adder circuit are use and Braun’s-architectures multiplier is compared with its conventional architectural.
DOI: 10.17762/ijritcc2321-8169.150574

Article Details

How to Cite
, R. K. D. P. K. (2015). VHDL Implementation of Fastest Braun’s Multiplier. International Journal on Recent and Innovation Trends in Computing and Communication, 3(5), 2843–2846. https://doi.org/10.17762/ijritcc.v3i5.4344