VHDL Implementation of Fastest Braun’s Multiplier

Abstract

Multiplication is an essential arithmetic operation for common Digital Signal Processing (DSP) applications, such as filtering and Fast Fourier Transform (FFT). To achieve high execution speed, parallel array multipliers are widely used. To decrease computational delay and improve resource utilization carry look-ahead adder circuit are use and Braun’s-architectures multiplier is compared with its conventional architectural.
DOI: 10.17762/ijritcc2321-8169.150574