Design and Implementation of Wishbone Bus Interface Architecture for SoC Integration USING VHDL ON FPGA
Main Article Content
Abstract
No Abstract
Article Details
How to Cite
, S. R. M. P. P. S. S. (2014). Design and Implementation of Wishbone Bus Interface Architecture for SoC Integration USING VHDL ON FPGA. International Journal on Recent and Innovation Trends in Computing and Communication, 2(7), 1847–1850. https://doi.org/10.17762/ijritcc.v2i7.3413
Section
Articles