Simulation of Parallel Pipeline Radix 2^2 Architecture

Main Article Content

Ankita. S. Dubey, Prof. Nilesh P. Bodne


In popular orthogonal frequency division multiplexing (OFDM) communication system processing is one of the key procedures Fast Fourier transform (FFT) and inversely for that Fast Fourier Transform (IFFT) is one of them. In this VLSI implementation Structured pipeline architectures, low power consumption, high speed and reduced chip area are the important concerns. In this paper, presentation of the worthy implementation of FFT/IFFT processor for OFDM applications is described. We obtain the single-path delay feedback architecture, to get a ROM of smaller size and this proposed architecture applies a reconfigurable complex multiplier. To minimize the error of truncation we apply a fixed width modified booth multiplier. As a result, the proposed radix-2k feed forward architectures even offer an attractive solution for current applications, and also open up a new research line on feed forward structures.

Article Details

How to Cite
, A. S. D. P. N. P. B. “Simulation of Parallel Pipeline Radix 2^2 Architecture”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 4, no. 11, Nov. 2016, pp. 78-83, doi:10.17762/ijritcc.v4i11.2606.