Design of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG)
Main Article Content
Abstract
Digital data transmission made more efficient of communication. For error free transmission in the digital communication at the source end used parity generator and at destination used parity checker. This paper proposed design of 3 bit reversible Even and Odd parity generator and checker using the multifunctional reversible logic gate (MRLG). The proposed design is designed and simulated using cadence software.
Article Details
How to Cite
, V. K. D. D. (2016). Design of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG). International Journal on Recent and Innovation Trends in Computing and Communication, 4(6), 85–91. https://doi.org/10.17762/ijritcc.v4i6.2260
Section
Articles