Design of Dual and Swing Restored Complementary Pass Transistor Logic for Low Power Ripple Carry Array Multiplier

Abstract

In a conventional array multiplier many number of CMOS structures are used in designing. Here this paper presents a multiplier that uses an alternative internal logic structure in designing. The project uses pass transistors logic designs leading to reduction of power usage.