Return to Article Details Leakage Reduction Techniques In CMOS Dynamic Logic Circuits Download Download PDF