1.
AADASM .R.Anitha. Power Droop Reduction In Logic BIST By Scan Chain Reordering. IJRITCC [Internet]. 2018Mar.31 [cited 2024May6];6(3):80-6. Available from: https://ijritcc.org/index.php/ijritcc/article/view/1463