SDPRGJ. Implementation of Low Power and Area Efficient 2-Bit/Step Asynchronous SAR ADC using Successively Activated Comparators. IJRITCC [Internet]. 2015Dec.31 [cited 2024Jul.27];3(12):6577-81. Available from: https://ijritcc.org/index.php/ijritcc/article/view/5098