PSKAPAPMAPP. Implementation of Power Clock Generation Method for Pass-Transistor Adiabatic Logic 4:1 MUX. IJRITCC [Internet]. 2015Jun.30 [cited 2024Jul.1];3(6):3487-92. Available from: https://ijritcc.org/index.php/ijritcc/article/view/4478