1.
SMM. Analysis of Digitally Controlled Delay Loop-Nand Gate For Glitch Free Design. IJRITCC [Internet]. 2015Feb.26 [cited 2024Jul.27];3(2):529-33. Available from: https://ijritcc.org/index.php/ijritcc/article/view/3854