PPNVMSPGK. HDL Design for Exa Hertz Clock Based 2e10-1 Exa Bits Per Second (Ebps) PRBS IP Core Generator for Ultra High Speed Wireless Communication Products. IJRITCC [Internet]. 2015Jan.31 [cited 2024Jul.23];3(1):264-7. Available from: https://ijritcc.org/index.php/ijritcc/article/view/3801