SRMPPSS. Design and Implementation of Wishbone Bus Interface Architecture for SoC Integration USING VHDL ON FPGA. IJRITCC [Internet]. 2014Jul.31 [cited 2024Jul.28];2(7):1847-50. Available from: https://ijritcc.org/index.php/ijritcc/article/view/3413