MSSPPM. Design of Wallace Tree Multiplier with Power Efficient Adiabatic Logic. IJRITCC [Internet]. 2014Sep.30 [cited 2024Jul.27];2(9):2923-6. Available from: https://ijritcc.org/index.php/ijritcc/article/view/3322