, Prof P. N. V. M Sastry, Prof. A. Rajaiah, Prof. Dr. D. N. Rao, Dr S. Vathsal. “HDL Design for Peta Hertz Clock Based 2e31-1 Peta Bits Per Second (Pbps) PRBS Design for Ultra High Speed Applications/Products”. International Journal on Recent and Innovation Trends in Computing and Communication 3, no. 8 (August 31, 2015): 5256–5258. Accessed April 26, 2024. https://ijritcc.org/index.php/ijritcc/article/view/4826.