, Gururaj Balikatti, Archana N, Poojashree H, Sangeetha K K, Sindhu M R. “Efficient Circuit Configuration to Reduce Comparator Requirement of 8-Bit Flash Analog to Digital Convertor”. International Journal on Recent and Innovation Trends in Computing and Communication 3, no. 7 (July 31, 2015): 4893–4895. Accessed May 19, 2024. https://ijritcc.org/index.php/ijritcc/article/view/4758.