, L.Malathi, Dr.A.Bharahi, Dr. A.N.Jayanthi, S.Munaf. “Design of Fast Integer Pipelined Multipliers for CMOS 64-Bit Synchronous and AsynchronousLogic With Adaptable Latency”. International Journal on Recent and Innovation Trends in Computing and Communication 5, no. 1 (January 31, 2017): 99–102. Accessed September 11, 2025. https://ijritcc.org/index.php/ijritcc/article/view/96.