, Sruthy D, Paul Richardson Gnanaraj J. “Implementation of Low Power and Area Efficient 2-Bit/Step Asynchronous SAR ADC Using Successively Activated Comparators”. International Journal on Recent and Innovation Trends in Computing and Communication 3, no. 12 (December 31, 2015): 6577–6581. Accessed July 27, 2024. https://ijritcc.org/index.php/ijritcc/article/view/5098.