, Kanchan G. Suryawanshi, Dr. A. Y. Deshmukh. “Power Optimization of Combinational Quaternary Logic Circuits”. International Journal on Recent and Innovation Trends in Computing and Communication 3, no. 2 (February 26, 2015): 735–740. Accessed July 27, 2024. https://ijritcc.org/index.php/ijritcc/article/view/3895.