, Prof. P. N. V. M Sastry, Prof. G. Krishn. “HDL Design for Exa Hertz Clock Based 2e10-1 Exa Bits Per Second (Ebps) PRBS IP Core Generator for Ultra High Speed Wireless Communication Products”. International Journal on Recent and Innovation Trends in Computing and Communication 3, no. 1 (January 31, 2015): 264–267. Accessed July 23, 2024. https://ijritcc.org/index.php/ijritcc/article/view/3801.