, Arul Kumar.M, Sathya Moorthy. M, Gowthami. M. “An Area Efficient Pulse Triggered Flipflop Design under 90nm CMOS Technology”. International Journal on Recent and Innovation Trends in Computing and Communication 2, no. 12 (December 31, 2014): 3866–3870. Accessed July 16, 2024. https://ijritcc.org/index.php/ijritcc/article/view/3575.