, Dr. R. V. Kshirsagar, Purushottam Y. Chawke. “Design of 8 and 16 Bit LFSR With Maximum Length Feedback Polynomial &Amp; Its Pipelined Structure Using Verilog HDL”. International Journal on Recent and Innovation Trends in Computing and Communication 2, no. 11 (November 30, 2014): 3337–3339. Accessed July 18, 2024. https://ijritcc.org/index.php/ijritcc/article/view/3465.