, Ms. Smita S.Wakhare, Prof. Payal M.Ghutke. “Design of Wallace Tree Multiplier With Power Efficient Adiabatic Logic”. International Journal on Recent and Innovation Trends in Computing and Communication 2, no. 9 (September 30, 2014): 2923–2926. Accessed July 27, 2024. https://ijritcc.org/index.php/ijritcc/article/view/3322.