, Jasbir Kaur, Parv Sapra. “Validation of Octanary Adders in VHDL”. International Journal on Recent and Innovation Trends in Computing and Communication 4, no. 6 (June 30, 2016): 71–74. Accessed October 31, 2025. https://ijritcc.org/index.php/ijritcc/article/view/2256.