, Shyamali Padhi, Swati Verma, Anita Angeline.A, V S Kanchana Bhaaskaran. “Leakage Reduction Techniques In CMOS Dynamic Logic Circuits”. International Journal on Recent and Innovation Trends in Computing and Communication 4, no. 3 (March 31, 2016): 483–487. Accessed July 27, 2024. https://ijritcc.org/index.php/ijritcc/article/view/1923.