, G. B. A. N. P. H. S. K. K. S. M. R. “Efficient Circuit Configuration to Reduce Comparator Requirement of 8-Bit Flash Analog to Digital Convertor”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 7, July 2015, pp. 4893-5, doi:10.17762/ijritcc.v3i7.4758.