, S. D. K. R. P. “Architecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 5, May 2015, pp. 2690-4, doi:10.17762/ijritcc.v3i5.4310.