, K. R. K. S. K. A. G. “FPGA Implementation of Area, Delay and Power Efficient Carry Select Adder Architecture Design”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 5, May 2015, pp. 2537-40, doi:10.17762/ijritcc.v3i5.4280.