, L. D. D. A. S. “Design of Fast Integer Pipelined Multipliers for CMOS 64-Bit Synchronous and AsynchronousLogic With Adaptable Latency”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 5, no. 1, Jan. 2017, pp. 99-102, doi:10.17762/ijritcc.v5i1.96.