, S. D. P. R. G. J. “Implementation of Low Power and Area Efficient 2-Bit/Step Asynchronous SAR ADC Using Successively Activated Comparators”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 12, Dec. 2015, pp. 6577-81, doi:10.17762/ijritcc.v3i12.5098.