, S. B. D. D. “Design High Speed Reed Solomon Decoder on FPGA”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 9, Sept. 2015, pp. 5371-5, doi:10.17762/ijritcc.v3i9.4845.