, K. G. S. D. A. Y. D. “Power Optimization of Combinational Quaternary Logic Circuits”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 2, Feb. 2015, pp. 735-40, doi:10.17762/ijritcc.v3i2.3895.