, S. M. M. “Analysis of Digitally Controlled Delay Loop-Nand Gate For Glitch Free Design”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 2, Feb. 2015, pp. 529-33, doi:10.17762/ijritcc.v3i2.3854.