, D. R. V. K. P. Y. C. “Design of 8 and 16 Bit LFSR With Maximum Length Feedback Polynomial &Amp; Its Pipelined Structure Using Verilog HDL”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 2, no. 11, Nov. 2014, pp. 3337-9, doi:10.17762/ijritcc.v2i11.3465.