, S. R. M. P. P. S. S. “Design and Implementation of Wishbone Bus Interface Architecture for SoC Integration USING VHDL ON FPGA”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 2, no. 7, July 2014, pp. 1847-50, doi:10.17762/ijritcc.v2i7.3413.