, M. S. S. P. P. M. “Design of Wallace Tree Multiplier With Power Efficient Adiabatic Logic”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 2, no. 9, Sept. 2014, pp. 2923-6, doi:10.17762/ijritcc.v2i9.3322.