, I. S. T. K. “Partial Address Field Architectures For Energy Efficient Caches in Embedded Systems - A Review”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 2, no. 9, Sept. 2014, pp. 2814-8, doi:10.17762/ijritcc.v2i9.3302.