, K. S. W. “Power Optimization of I/O Ports Using Clock Gating Technique”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 2, no. 6, June 2014, pp. 1761-3, doi:10.17762/ijritcc.v2i6.3251.