, J. K. P. S. “Validation of Octanary Adders in VHDL”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 4, no. 6, June 2016, pp. 71-74, doi:10.17762/ijritcc.v4i6.2256.