, U. R. P. R. T. “FPGA Based Design and Simulation of Extended Golay Codec With Hardware Optimization for High Speed Applications”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 4, no. 5, May 2016, pp. 30-35, doi:10.17762/ijritcc.v4i5.2115.