, S. P. S. V. A. A. V. S. K. B. “Leakage Reduction Techniques In CMOS Dynamic Logic Circuits”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 4, no. 3, Mar. 2016, pp. 483-7, doi:10.17762/ijritcc.v4i3.1923.