[1]
V. S. R. Manchala, S. . Sahoo, and G. R. . Murthy, “Design of Hybrid Full Adder using 6T-XOR-Cell for High Speed Processor Designs Applications”, IJRITCC, vol. 10, no. 1s, pp. 329–336, Dec. 2022.