[1]
A. Nagar and R. Shrivastava, “Review of Clocked Storage Elements in Digital Circuit Design”, IJRITCC, vol. 7, no. 5, pp. 30–34, Jun. 2019.