A. W. B. M., “Statistical Static Timing Analysis for Performance of Logic Gates”, IJRITCC, vol. 3, no. 5, pp. 2862–2865, May 2015.