[1]
R. K. D. P. K., “VHDL Implementation of Fastest Braun’s Multiplier”, IJRITCC, vol. 3, no. 5, pp. 2843–2846, May 2015.