S. S. P. B. G., “USRP N210 FPGA Loop Back System”, IJRITCC, vol. 3, no. 5, pp. 2816–2819, May 2015.