S. D. K. R. P., “Architecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier”, IJRITCC, vol. 3, no. 5, pp. 2690–2694, May 2015.