K. R. K. S. K. A. G., “FPGA Implementation of Area, Delay and Power Efficient Carry Select Adder Architecture Design”, IJRITCC, vol. 3, no. 5, pp. 2537–2540, May 2015.