[1]
M. G. M. K. P. V. R., “Design of 16-Bit Quaternary adder using Various Encoding Techniques”, IJRITCC, vol. 4, no. 8, pp. 126–128, Aug. 2016.